

No	Elapsed time from start (in months) of the project	Milestone	Deliverables	Status
1.	3 months	<ul style="list-style-type: none"> • (Phase-1) Completion of detailed literature review/state of the art in face recognition algorithms. • (Phase-3) Literature review of existing FPGA based face recognition solutions. • (Phase-3) Acquisition and initial testing of FPGA board • (Phase-3) Write and test small applications (e.g. use of camera, hard-disk, monitor interface, FPGA memory, MAC blocks, soft processors, etc) • (Phase-4) Literature review, market survey of existing Image enrollment and database management system. 	<p>Phase-1 Documentation (Literature review)</p> <p>Phase-3 Documentation (Literature review, acquisition and initial testing report)</p> <p>Phase-3 HDL code</p> <p>Phase-4 Documentation (Literature review)</p>	<p>Submitted</p> <p>Submitted</p> <p>Submitted</p> <p>Submitted</p>
2.	6 months	<ul style="list-style-type: none"> • (Phase-1) Matlab based implementation of a standard benchmark face recognition algorithm. • (Phase-2) Requirement analysis for the software based face recognition application. • (Phase-4) Requirement analysis (finalizing the features required) in image enrollment and database management system. 	<p>Phase-1 MATLAB code of benchmark algorithm,</p> <p>Phase-2 Documentation (Requirement analysis report)</p> <p>Phase-4 Documentation (Literature review, requirement analysis report)</p>	<p>Submitted</p> <p>Submitted</p> <p>Submitted</p>
3.	9 months	<ul style="list-style-type: none"> • (Phase-1) Fixed point conversion of a standard face recognition algorithm. • (Phase-1) Evaluation and testing of the Matlab based implementation on standard databases. • (Phase-3) Design and implementation of non-synthesizable HDL modules of a standard benchmark face recognition algorithm implemented in matlab. • (Phase-3) Design and implementation of synthesizable 	<p>Phase-1 Fixed point Matlab code.</p> <p>Phase-1 Database (Standard face recognition databases)</p> <p>Phase-3 Synthesizable HDL code</p>	<p>Pending due to funding</p> <p>Delay</p> <p>Pending due to funding</p> <p>Delay</p> <p>Pending due to funding</p> <p>delay</p>

		HDL modules of standard benchmark face recognition algorithm implemented in matlab in fixed point format.		
4.	12 months	<ul style="list-style-type: none"> • (Phase-2) GUI development of a benchmark face recognition algorithm. • (Phase-3) Combined testing of all synthesizable HDL modules. • (Phase-4) Preliminary version (version-1) of Image enrollment and database management system. 	<p>Phase-2 Software (GUI of software based face recognition application)</p> <p>Phase-3 Documentation (Testing report, Test vectors) Phase-4 Software (Image enrollment & database management system)</p>	<p>Not due</p> <p>Not due</p>
5.	15 months	<ul style="list-style-type: none"> • (Phase-1) Algorithm development, Investigation of approaches for multi-scale discriminant analysis. Design of a novel discriminant subband selection approach based on information theoretic analysis. • (Phase-3) Development of stand-alone FPGA-based real-time face recognition application (involving Camera, Hard-disk, real-time streaming issues, etc) • (Phase-4) Maintaining database in a hard-disk in a desired specific format which will be later used in the stand-alone FPGA-based real-time face recognition application. 	<p>Phase-1 Documentation (Detailed report on face recognition algorithm)</p> <p>Phase-3 Documentation (Detailed report on real-time FPGA based face recognition application)</p> <p>Phase-4 Documentation (Format/Data-structures used for maintaining database in Hard-disk).</p>	<p>Not due</p> <p>Not due</p> <p>Not due</p>
6.	18 months	<ul style="list-style-type: none"> • (Phase-1) Matlab-based implementation and optimization of the proposed algorithm. • (Phase-3) Extensive testing and improvement. • (Phase-3) Design, Implementation and testing of non-synthesizable HDL modules of the proposed face recognition algorithm 	<p>Phase-1 Matlab code</p> <p>Phase-1 Research paper(s) submitted at reputable conferences.</p> <p>Phase-3 Non-synthesizable HDL code</p> <p>Phase-3 Documentation</p>	<p>Not due</p> <p>Not due</p> <p>Not due</p> <p>Not due</p>

			(Testing report, Test vectors)	
7.	21 months	<ul style="list-style-type: none"> • (Phase-1) Fixed point conversion of the algorithm. • (Phase-1) Evaluation and testing on standard databases • (Phase-2) GUI development of the proposed face recognition algorithm. • (Phase-3) Combined testing of all HDL modules. • (Phase-3) Design, Implementation and testing of synthesizable HDL modules of the proposed fixed point face recognition algorithm. • (Phase-4) Final version (version-2) of Image enrollment and database management system. 	<p>Phase-1 Documentation (Evaluation, testing and comparison results on standard databases)</p> <p>Phase-2 Software (Final Software-based face recognition application)</p> <p>Phase-3 Synthesizable HDL code</p> <p>Phase-3 Documentation (Testing report, Test vectors)</p> <p>Phase-4 Software (Final Image enrollment and database management system)</p>	<p>Not due</p> <p>Not due</p> <p>Not due</p> <p>Not due</p> <p>Not due</p>
8.	24 months	<ul style="list-style-type: none"> • (Phase-1) Comprehensive analysis and comparison with state of the art approaches • (Phase-1) Fine tuning, Improvement, Optimization • (Phase-1) Final documentation • (Phase-2) Extensive testing, optimization, and improvement. End user manual. • (Phase-2) Final documentation • (Phase-3) Integration and testing of the proposed algorithm in stand-alone FPGA-based real-time application • (Phase-3) Final documentation • (Phase-4) Extensive testing, optimization, and improvement. End user manual • (Phase-4) Final documentation 	<p>Phase-1,2,3,4 Final documentation and user manual</p> <p>Phase-1 Final matlab based code</p> <p>Phase-3 Final HDL code</p> <p>Phase-1,3 Quality Assurance report</p> <p>Phase-3 Complete demonstration of the face recognition algorithm on FPGA.</p>	<p>Not due</p> <p>Not due</p> <p>Not due</p> <p>Not due</p> <p>Not due</p>